



# Hardware Accelerated Cross-architecture Execution Tracing

Tom Spink




University of  
St Andrews



# About Me

- **Lecturer** at the **School of Computer Science, University of St Andrews**
- Generally work in the area of **Dynamic Binary Translation**
- Core research interests:
  - **Virtualisation**
  - Operating Systems
  - Compilers
  - Runtime Systems
  - Security






# Execution Tracing

What is execution tracing?

- **Running** a program, and generating a **list of instructions** that have been **executed**, during the program's **run**.
- **Granularity:** could be basic-blocks instead of instructions
- **Output:** Might generate a **control-flow graph**






# Software-based Approach

- Tools **designed** for the job:
  - callgrind(valgrind)
  - perf
- Tools that **can** do the job:
  - gdb
- Tools that give **you** the ability to do the job:
  - Intel PIN
  - Mambo-64
  - gcc -finstrument-functions
  - Software interrupts (int3)

```
(gdb) info breakpoints
Num   Type       Disp Enb Address            What
1     breakpoint keep y  0x000000000040053b in factorial at example.c:4
(gdb) run
Starting program: /home/akulkarni/projects/gdb-basics/factorial

Breakpoint 1, factorial (n=5, a=1) at example.c:4
4     printf("Value of n is %d\n",n);
(gdb) condition 1 n==2
(gdb) info breakpoints
Num   Type       Disp Enb Address            What
1     breakpoint keep y  0x000000000040053b in factorial at example.c:4
      stop only if n==2
      breakpoint already hit 1 time
(gdb) continue
Continuing.
Value of n is 5
Value of n is 4
Value of n is 3

Breakpoint 1, factorial (n=2, a=60) at example.c:4
4     printf("Value of n is %d\n",n);
```



```
98.78%  0.00% java libpthread-2.26.so [.] start_thread
start_thread
- java_start
- 95.77% JavaThread::run
-  JavaThread::thread_main_inner
- 95.54% thread_entry
  JavaCalls::call_virtual
  JavaCalls::call_virtual
  JavaCalls::call_helper
  call_stub
- Interpreter
- 95.54% Interpreter
  - 94.33% LoadQueue/Queue::writeBytes
  - 83.34% ljava/lang/String::intern
  - 77.60% JVM_InterpreterString
  - 58.96% StringTable::intern
  - 33.32% StringTable::intern
    18.93% java_lang_String::equals
    + 17.47% java_lang_String::as_unicode_string
    2.35% Handle::handle
    0.99% java_lang_String::equals
    4.68% JvmtiWObjectAllocationCollector::->JvmtiWObjectAllocationCollector
    2.78% ThreadStateTransition::transition_from_native
    2.23% JNIHandles::make_local
    2.22% ThreadStateTransition::transition_and_fence
    1.05% _pthread_getspecfic
    0.67% JNIHandles::make_local
    0.53% JvmtiWObjectAllocationCollector::->JvmtiWObjectAllocationCollector
  + 0.86% Interpreter
+ 2.86% GCTaskThread::run
+ 98.78%  0.00% java libjvm.so [.] java_start
+ 95.77%  0.00% java libjvm.so [.] JavaThread::run
+ 95.77%  0.00% java libjvm.so [.] JavaThread::thread_main_inner
+ 95.54%  0.62% java perf-20453.map [.] Interpreter
+ 95.54%  0.00% java libjvm.so [.] thread_entry
+ 95.54%  0.00% java libjvm.so [.] JavaCalls::call_virtual
+ 95.54%  0.00% java libjvm.so [.] JavaCalls::call_virtual
+ 95.54%  0.00% java libjvm.so [.] JavaCalls::call_helper
```

● **Slow!**



# Hardware-based Approach

## External



- Arm CoreSight

## Internal

- Hardware watchpoints/breakpoints
  - **Very few** usually available - **four** in x86!
  - Can detect loads, stores, and fetches
- Intel Branch Trace Store (BTS)
  - 40x application runtime **slowdown**
  - **Deprecated**
- Intel Processor Trace (PT)
  - Ah - **interesting!**
  - <5% **slowdown**

**Fast!**


**Too fast!**





# Intel Processor Trace


- **Hardware accelerated program execution tracing**
- **Online:** “**Externally**” monitors execution of software, and writes tracing data to an **in-memory buffer**
- **Offline:** Using the original source-code and compiler, an execution trace can be **reconstructed**
- **Very little** online overhead





# Intel Processor Trace

- OS support **required**
  - perf
  - simple-pt (Andi Kleen, Intel)
- Same-architecture tracing (x86)
- **Does not generate** information about unconditional direct branches
- **Generates** only result of conditional direct branches
- **Generates** target address for indirect branches
- Highly **compressed** packet representation
- JITted code **not “supported”**
  - JIT must generate additional information





# Dynamic Binary Translation


- Same-architecture DBT

- Instrumentation, e.g. Intel PIN

- Cross-architecture DBT

- Instruction Set Simulators
  - Qemu
  - ArchSim
  - Captive
- Legacy application execution
  - Apple Rosetta
- Normally implemented with **Just-in-time Compilation**

*This is what I'm interested in!*







# Terminology

## ISA

Instruction Set Architecture

---

## Host

The ISA on which the translation runtime is executing, e.g. x86

---

## Guest


The ISA which is being executed using DBT, e.g. Arm



# Debugging

## Tricky!


- Guest program has its own **effective control-flow**
  - i.e. what would be observed if it was running natively.
- Host machine is executing **translated code**, which **probably** doesn't correspond to guest code.
- How to collect **guest execution trace**?





# Software Tracing


- It's a DBT, so use **instrumentation**!
- Use an **external** tracing tool, e.g. perf
  - But what corresponds to what?
- **Slow!** We're back to generic software tracing...





# Hardware Tracing


- No **built-in support** for Dynamic Binary Translation
- Extra work required to support **JIT compiled code**
- **Can we exploit it for what we want to do?**





# Hardware Tracing

**Idea:** Collect native host trace, and map it to an equivalent guest trace






# Mapping

- Map host basic-blocks to guest basic-blocks
- Host basic-blocks are generated by executing guest basic-blocks

**But...** Host basic-blocks may have more or less control-flow than guest!


- Runtime **dynamic** control-flow
  - e.g. control-flow within an instruction emulation
- Translated code **optimisation**
  - e.g. elimination of branches due to trace-based compilation





# Challenges


- How do we **efficiently** produce this mapping?
  - What if mappings change? e.g. DBT recompilation
- Intel PT produces tracing information **TOO QUICKLY**
  - **No chance** of any online decoding
  - **Any chance** of collecting a perfect trace?
  - Storage volume/bandwidth requirements **huge!**
- Need to consider time for **offline processing**, vs a **software implementation**





# Proof-of-concept

- Implemented in Qemu
- x86 host machine, AArch64 guest machine
- Qemu enables Intel PT on entry into translated code
- Intel PT trace written to file on disk
- Qemu disables Intel PT on exit from translated code
- Block chaining keeps Qemu in translated code
- Map file generated containing host virtual addresses of translated code representing guest virtual addresses








# Proof-of-concept

- Intel PT trace is **decoded** into list of **host virtual addresses**.
- For each host VA, map file is consulted to see if **corresponding guest virtual address** exists.
- If there's a **match**, the **guest VA** is written to the output trace.
- If there **isn't a match** - it's ignored.





# Proof-of-concept

## Possibility of significant speed-up!

**No Tracing: 24.607s**

**Naive Tracing: 149.21s**

**PT External: Perf: 31.55s**

**PT Internal: No Chain: 7780.21s**

**PT Internal: Indirect Chain: 25.41s**



# What's next

## Software domain:

- Talk directly to Intel PT
  - Custom kernel driver
- Artificially slow down execution of guest
  - Adaptive rate control

## Hardware domain:

- Hardware unit for processing and consuming trace data
  - DMA directly from PT trace buffer into “translated” trace



Thank-you!

Questions?

Tom Spink

[tcs6@st-andrews.ac.uk](mailto:tcs6@st-andrews.ac.uk)

<https://tcs6.host.cs.st-andrews.ac.uk>